
Sheet 1/9

Basso et al.


RPS920030157US1

Hardware Scheduler Memory Arrangement



Sheet 2/9
Basso et al.
RPS920030157US1

Hierarchical Link Resource Sharing (Variable packet size model)



Scheduler Components and Scheduling Units Representation





Figure 3



Sheet 4/9

Sheet 5/9
Basso et al.
RPS920030157US1

Pipeline Design for Flow Queue Enqueue Processes




Figure 5

Sheet 6/9
Basso et al.
RPS920030157US1

Pipeline Design for Guaranteed Rate Flow Queue Dequeue

Process	TICK 1 TICK 2 TICK 3 TICK 4 TICK 5	4 5 0 1 2 3 4 5 0 1 2 3 4 5 0 1 2 3 4 5 0 1 2 3 4 5 0 1 2 3 4 5	PHCB	PHCB	<b>1</b>	THCB THCB	THCB			FCB		FQCB	FQCB		Counter	Counter		FQCB		
	TICK 0 TICK 1	1 2 3 4 5 0 1 2																		
	Dequeue Circular	Calendar Cycles 0	M	Internal	0	HCB	Internal R	٥	VHCB/FCB W	SRAM2 R	٥	•	SRAM1 R	٥		DRAM1 R	۵	DRAM2 R	٥	MATH

Figure 6

Sheet 7/9
Basso et al.
RPS920030157US1

Pipeline Design for Best-Effort Services Flow Queue Dequeue Processes




Figure 7

Sheet 8/9
Basso et al.
RPS920030157US1

Dequeue Pipeline Design for Hierarchical Access Allocation




Figure 8

Figure 9